Burn-in is a well-known technique that helps to accelerate failure mechanisms to surface out latent defects, which are not activated during normal testing of the VLSI devices. The devices are kept at a specified high temperature, for a specified period, in static or dynamic conditions. Since this method is cumbersome, an alternate method based on complementary metal oxide semiconductor (CMOS) signal switching for VLSI devices is considercd. The majority of power dissipation in CMOS circuitry is due to the switching current associated with charging and discharging of load capacitances. Hence, if the test vectors can be so designed that maxim~~m activity is conjured, the stress on the device can be maximised. In this paper, a new algorithm for generation of these power vectors from a gate-level description of the circuit is presented. The method has been applied to different circuits and the results compared.
INTRODUCTION
the VLSI circuits. Stressing thc circuit with high current densities and temperature can activate such VLSI circuits a r e increasingly being used defects. i n space applications due t o their technological advancements in miniaturisation, resulting in Stress Testing higher performance and increased complexity o f the integrated circuits (ICs). B u t the usage o f Burn-in stresses the circuit for wceding out these devices in space applications calls for high infant mortality problems. Monitored burn-in is the reliability. T h e design and fabrication techniques most effective test in detecting these dcfccts, but can propagate into the chip defects. Units with , it requires application o f test vectors during burninfant mortality problems often have latent defects, in. But since these tests are very tedious, strcss which cannot b e detected during normal testing o f testing is adopted, wherein latent defects can bc weeded out by higher current densities or localised current stresses while achieving high fault coverage. Here, the stress test vectors are exercised on a circuit for a desired period to separate devices with infant mortality issues.
Power Dissipation in CMOS
Power dissipation in complementary metal oxide semiconductor (CMOS) circuits is due to the three main factors-leakage current, short-circuit current, and switching current associated with charging or discharging load capacitances. The latter component contributes to the majority of power in the CMOS gates. It is to be noted that computing the dissipation of a complex gate is modified by the switching activity factor&,,. While this factor can be easily computed for an inverter, it turns out to be far more complex in the case of higher-order gates and circuits. One concern is that the switching activity of a network i s a function of the nature and statistics of the input signals. If the input signals remain unchanged, no switching happens and the dynamic power dissipation is zero. On the other hand, rapidly changing signals provoke plenty of switching, and hence, dissipation. Other factors influencing the activity are the circuit style, the function to be implemented and the overall network topology.
Activity Generator
Maximising the activity of a circuit is the key in generating the test vectors for bum-in simulation. All published methods for the estimation of the signal activity involve estimation of the signal probability, which is the probability of a signal taking a logic value of 1. If the primary input signal probabilities and activities are known apriori, the generation of the test vector could have been simplified. As this is not the case, simulation is called for. For this, test vectors are generated, such that all the primary output and the internal nodes are toggled. The target is that a 1 to 0 and a 0 to 1 transition occurs in the circuit under consideration.
GRAPH-BASED ACTIVITY GENERATION
The problem of re-ordering the test vectors can be considered as a graph-traversal problem.
The graph consists of vertices formed by various test vectors, edges are formed by weighed Hamming distance of the logic values of all the intermediate nodes of the circuit generated by one test vector wrt other and the weight is a decimal value associated with a node based on its criticality (if any). Usually the weight is taken as 1.
Some of the key terms used in the description of the algorithm are:
Level of a gate: The level of a gate is a measure of its distance from the primary input. The primary input are level zero. The level of a gate is one higher than the highest level input to this gate.
Current gate: This is defined as a gate of the current level, which is presently considered for the backward drive (consistency/justification).
Pivotal vector: Pivotal vector (PV) is the first vector, based on which the next maximum activity vector is computed using the algorithm.
Propagating power vector set: Propagating power vector set (PPVS) is the set of test vectors in that order which may result in maximum activity of the circuit under consideration. PPVS will have PV as the first element.
Power vector set: Power vector set (PVS) is the set of test vectors in that order which results in maximum activity of the circuit under consideration. This is basically the ordered PPVS.
Non-repeating vector: Non-repeating vector (NRV) is an input vector, which will occur only once in PVS.
Weighed Hamming distance: The weighed Hamming distance of a vertex of a graph wrt another vertex is the Hamming distance of the internal logic states of all the nodes of the circuit, created by the corresponding test vectors wrt the same created by a test vector of the adjacent vertex. In calculating the weighed Hamming distance based on the criticality of the node of a circuit, weights can be added.
Rules of Algorithm

Algorithm Illustrated
The two rules have been formulated, which a~d in the completion of the algorithm to follow. The first rule aids in test generation and the second in ordering the test vectors. The algorithm has been illustrated using a typical circuit (Fig. 1) . The graph is given in Fig. 2 . The vertlces represent the test vectors (given in the square brackets) generated using rule 1. The log~cal values of the internal nodes corresponding to each test vector are given in the curved brackets. Thc edges represent the weighed Hamming d~stancc of cach vertex wrt its adjacent vertex. As per rule 2, one obtains the following 12 vector sets for PVS:
These 12 vector sets will have the maximum activity, and hence, maximum toggle coverage. Any of these test vector sets will be sufficient for the application.
Toggle Coverage Analysis
The toggle coverage analysis is given in Table 1 . Case 4 Case 5 Case 6 Case 7
Case 8 Case 9 Case 10 Case 11 Case 12 For the four vectors, maximum 4! = 24 re-ordering cases are poss~ble. AII the 24 cases and the respectwe toggle coverage have been listed .
( Table 2 ). 
RESULTS
Vectm
Toggling of each node Total Total toggle set toggling coverage
P
Q
It has been observed that ordering by this method results in the highest toggle coverage sequence.
The above algorithm has been exercised on four different circuits whose characteristics are given in Table 3 . The toggle coverage of the circuit has been computed. Table 3 lists the circuit and its toggle coverage for power vectors. 
CONCLUSION
A method for generating and ordering of test vectors has been presented to achieve maximum circuit activity. The method generates test vectors from a gate-level description of the circuit. These vectors can be used as burn-in test vectors for VLSI devices by targeting for maximum power dissipation. This algorithm has been exercised on different circuits and the toggle coverage computed. It has been shown that ordering by this method results in the generation of the highest toggle coverage sequence. The method is robust enough to handle various gate configurations.
